Abstract. Techniques for aggressive optimization and parallelization of applications can have the side-effect of introducing copy instructions, register-to-register move instructions, into the generated code. This preserves program correctness while avoiding the need for global searchand-update of registers. However, copy instructions only transfer data between registers while requiring the use of system resources (ALUs) and are essentially overhead operations which can potentially limit performance. Conventional copy propagation and copy removal techniques are not powerful enough to remove these copies as, during loop parallelization, the lifetimes of the values copied may span over loop boundaries. In this paper, we present a technique for copy removal that incrementally unrolls a loop body and re-allocates registers to values so that no copy operations are required. We also present a heuristic version that limits the amount of unrolling and present experimentation that demonstrates the necessity of copy removal in gaining improved code performance.
Introduction
Optimizing compilers can generate many copy instructions, register-to-register move instructions, both due to the aggressive application of program transformations as well as the compiler's internal representation. "Classic" optimizations such as common sub-expression elimination [1] and induction variable elimination [1] as well as more sophisticated techniques such as redundant load elimination [4, 20] , variable or register renaming [11, 22] and variable lifetime splitting [10] , add copy instructions into the code in order to control compiler complexity as the global search-and-replace of registers within instructions each time that an optimization is performed is too costly.
Also, compilers which utilize a static single assignment (SSA) [12] internal form, for instance, must honor the requirement that each variable be assigned exactly once. This has the effect of breaking a variable's lifetime into several (shorter) lifetimes. A consequence of this is that, at join points in program flow, intermittent values may need to be transferred from one temporary to another (via the φ-function), thus potentially generating copy instructions in the final code.
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In the generation of sequential code, copy propagation is typically applied as a post-pass process to reduce/eliminate the number of copy instructions present and, in some cases, may be implemented within a graph coloring register allocator as the coloring of the source and target temporaries with the same color allows the copy instruction to be removed. Compilers which seek to expose and to exploit instruction-level parallelism (ILP) typically employ some of the same optimizations. Copy removal is then crucial to an ILP compiler as copy instructions are essentially overhead instructions which require system resources (ALUs) to execute 1 . Thus, the presence of copy instructions in the schedule represents a negative impact to the attainable performance of parallel code. However, the solutions available to sequential optimizing compilers: standard copy propagation and node coalescing during graph coloring, are unavailable to an ILP compiler.
During scheduling [14, 15, 17, 21] and software pipelining [2, 13, 18, 24] , when iterations of a loop are overlapped, copy instructions potentially keep values live over loop boundaries and serve to 'queue' values for future use. Thus, these copy instructions are not amenable to removal via conventional copy propagation as, in parallel code, multiple values generated by the same instruction (but from different loop iterations) may be simultaneously live due to copy instructions and simple copy propagation would lead to incorrect results.
Also, in the context of ILP compilers, where an integrated approach to instruction scheduling and register allocation [23, 5, 3 ] is necessary as: 1) an instruction scheduler requires accurate information on the resources required by each instruction, and 2) resource re-allocation is necessary to reduce resource contention, continually applying a graph coloring algorithm to the code is too costly. Thus, approaches which rely on graph coloring to remove copy instructions by coalescing the source and target temporaries via coloring the respective nodes the same color are inappropriate.
In this paper, a generalized technique for copy removal is presented. This technique removes copy instructions that keep values live over loop iterations by unrolling the loop code and re-allocating registers to instructions. As a result, copies which preserve values within an iteration-"traditional" copies-are also removed. Thus, this technique subsumes conventional copy propagation techniques while providing a method for removing more advanced forms of copy instruction chains. In the context of ILP compilers, this is particularly useful as the realization of available ILP can be greatly reduced by copy instruction occupation of system resources (ALUs).
Introductory Example
As an introductory example, consider the code in Figure 1(a) which will serve to demonstrate how parallelization inserts copy instructions into code. In this example, the value written into R0 in node M is used by the instruction R5 = R0 + 10 in the next node 2 . During parallelization, the instruction R0 = R3 + R4 from node N may not be moved into (i.e., executed in parallel with the instructions of) node M as it redefines R0 and would cause incorrect values to be computed by the instruction R5 = R0 + 10 in node N . If a free register exists (R8 in this example), then the destination register of instruction R0 = R3 + R4 is renamed and the new instruction, R8 = R3 + R4, is moved into node M . To maintain correctness, a copy instruction R0 = R8 is necessary in node N to correctly move the value from R8 into R0, thereby compacting the code of (a) to that of (b).
Also, in node M , a value is stored 3 to the memory location B i . In node N, this value is loaded from memory by the load instruction R7 = M em[B i ]. Rather than re-loading the value from memory, the value stored to memory by instruction M em[Bi] = R6 can be directly copied. Thus, the load is removed, resulting in the earlier availability of the value (i.e., the latency of the load is removed), and the copy instruction R7 = R6 is added to node M.
In the previous example, simple copy propagation may be used to eliminate the copies as the code is straight-line. However, during software pipelining when multiple iterations of a loop are overlapped and optimizations are performed, the 2 Note that the value read by the instruction R5 = R0 + 10 is that produced by the instruction R0 = R1 + R2 in node M rather than the instruction R0 = R3 + R4 in node N as, due to the machine model, all operands are read before any results are written. 3 For simplicity, loads and stores are shown here symbolically. Typically, the address is calculated into a register and analysis [4, 20] is required to determine equivalency in memory references. uses of copied values can span across iteration boundaries. Thus, conventional copy propagation techniques [1] are not powerful enough to remove many of the copies introduced during loop parallelization.
As an example, in Figure 2 , several optimizations were applied during the parallelization of a loop. As a result, several copy instructions are found in this code 4 . Conventional copy propagation cannot remove any of these copy instructions as those copies serve to keep values live over multiple iterations of the loop. For instance, the copy R6 = R1 in node M cannot be removed as it preserves a value loaded by R1 = M em[A] from the previous iteration (the previous execution of node M ) and propagating R1 in place of R6 into the following node (into the instruction R4 = R6 − R4) would result in the use of an incorrect value (the newly loaded value from instruction #2 would be incorrectly used rather than the previously loaded value). Thus, conventional copy propagation is not adequate to remove these copies.
Related Work
Redundant memory instruction elimination [4, 7, 20 ] is a technique which minimizes the number of memory referencing instructions associated with array accessing. This technique will insert copy instructions into the schedule to eliminate a memory reference to a value which is already present in the register set.
Static renaming [11, 22] is a method utilized during scheduling to allocate "onthe-fly" a currently unused memory location (register) when code optimization is prohibited due to false (anti-and output-) dependencies. A copy instruction is inserted to copy the generated value from the newly allocated register into the original register.
In the context of register allocation by graph coloring, several researchers [6, 8, 10, 16] have addressed the problem of copy or move coalescing. Chaitin [8, 9] proposes to combine the source and target nodes thereby producing a single node with the union of the interferences and removing the need for the move instruction. Since the degree of the new node is now higher, this can complicate the coloring process of the graph. Briggs et al. [6] have proposed a less aggressive, heuristic coalescing scheme which improves the colorability of the graph, but leaves copy instructions in the code. George and Appel [16] have extended Briggs' heuristic approach to improve coalescing in the SML/NJ compiler.
Chow and Hennessy [10] improve the quality of the spill code produced by a graph coloring allocator by splitting variable lifetimes at points in the code where register pressure is high. This allows a higher degree of freedom when coloring the graph, but requires move instructions when a variable's lifetime is not contained within the same register.
Another approach to register allocation for straight-line code is interval graph coloring. In [19] , the interval graph coloring solution is extended to register allocation for loop graphs. In doing so, variable lifetimes are arbitrarily broken at loop boundaries and when the lifetime segments cannot be colored with the same color, copy instructions are necessary to transfer the value from one register to another.
Eliminating Copy Instructions
Copies generated during parallelization do not produce new values but, rather, preserve already computed values for future uses. In other words, multiple values produced in various iterations by an instruction are simultaneously live and transferred from definition to last use by chains of copy instructions. Copies related to a specific copy chain cannot be removed without affecting the 'queueing' of values for use. As depicted in the code of Figure 3 , which has been compacted into one node, by unrolling the loop body sufficiently, the definition of a value and its last use become explicit thereby eliminating the need for the copy chain and, thus, enabling copy elimination 5 . In this example, the solution loop spans three iterations of the original loop. Figure 4 contains an algorithm which performs copy elimination on a loop. As input, this algorithm takes a loop body or loop graph where each node contains instructions which are executed in parallel and produces a new loop without copy instructions which may span multiple iterations of the original (input) loop. The first step of the algorithm is to compute the register mappings for each node in the graph. The register mapping for a node represents the contents of the registers immediately preceding the execution of that node and are derived similar to program data-flow analysis. (An algorithm for this is presented shortly.)
An Algorithm for Copy Elimination
At this point, a loop template, or copy of the loop with its register mappings, is made and used for future reference. During copy elimination, the source registers of each instruction are looked up in this template to determine the tags for the values they use in the original loop. As values may be re-allocated to registers during copy elimination, it may become necessary to update or to change the source operands of some instructions. For instance, suppose the following is the register mapping for a node in the loop template: Once the register mappings are calculated and the loop template is made, the header of the loop is added to a headers list and all of the backedges of that loop are added to the backedges list. The headers list is used to keep track of all loop entry points to determine, after unrolling and copy elimination, if a backedge may be directed to any previous header that has an identical register mapping. The backedges list is the list of loop iterative points along which an iteration of the loop is to be unrolled.
While there are backedges to unroll along, the algorithm iterates over the following steps: unroll the loop along that backedge; add the new header and backedges to the respective lists; scan and reallocate() (discussed further) and, finally, once copy elimination has been performed on the current unrolling, the backedges of this loop iteration are checked against all headers in the headers list. Those backedges with register mappings that match the register mappings of an iteration header are directed to the respective matching header while those with no match are added to the backedges list. The algorithm terminates once there are no more backedges left. Figure 5 contains an algorithm patterned after dataflow analysis which computes the register mappings of a loop. To derive the mappings of a node, each instruction in the node is considered. If the instruction is a copy, then a new entry is made with the destination register and the value being copied.
Computing Register Mappings
Procedure compute register maps (L : loop) /* initialize all register maps to φ */ changes = true while (changes) { changes = false add loop header to l while (not empty l) { remove node, N , from l Rmaps = reg map of(N ) new maps = copy(Rmaps) Foreach operation, op, in N { if (op is a copy) (value.age) = lookup src1 reg of(op) in Rmaps Add (dest reg of(op), value.age) to new maps else Foreach map in new maps with same id of(op) increment age Delete all maps from new maps with dest reg of(op) Add (dest reg of(op), op id of(op).0) to new maps endif } For all successors, S, of N { if (new maps != reg map of(S)) changes = true reg map of(S) = copy(new maps) endif Add S to l } } } End compute register maps If the instruction is not a copy, it defines a new value. An entry is added to the register mapping annotated with the destination register of the instruction and a tag of instruction identifier and 0 (zero signifies the birth of a value). Any annotation in the mapping with the same instruction identifier will have its age field incremented, as this value has become "older" by the generation of the new value. Also, any entry with the destination register is now killed and deleted from the mapping.
As an example of deriving the register mappings of a loop, the register mappings for the example of Figure 2 are derived in Table 1 . Scan-and-Reallocate Figure 6 contains an algorithm for scanning a loop. This algorithm is similar to the algorithm for computing register mappings as it is necessary when reallocating registers to instructions to keep track of the values in the registers. /* initialize all register maps to φ */ reg map of(header) = /* output map of backedge */ add loop header to l while (not empty l) { remove node, N , from l Rmaps = reg map of(N ) new maps = copy(Rmaps) Foreach operation, op, in N if (op is a copy) Remove op else Update Args(op) if (dest reg of(op) ∈ Rmap and live) dest reg of(op) = get free register Delete all maps from new maps with dest reg of(op) Add (dest reg of(op), (op id of(op), 0)) to new maps endif For all successors, S, of N { reg map of(S) = copy(new maps) Add S to l } } End scan and reallocate Fig. 6 . An algorithm for removing copies and updating register usages.
Initially, the register maps are initialized to φ and the entry register mapping to the loop is the register mapping found at the end of the previous iteration, or that found along the backedge unrolled upon. As the loop nodes are scanned, if an instruction is a copy, it is removed from the node. If not, the arguments to the instruction are updated as registers are re-allocated and the appropriate values may not still be in the used registers. Updating entails look-up of the sources in the loop template to determine the referenced values; those values are then found in the current mapping to obtain the register that currently contains the appropriate value(s). It might be necessary to re-allocate the destination of this instruction if that register contains a live value. Finally, values killed by this instruction are removed and an annotation is added for the processed instruction.
Heuristic Copy Elimination
Possibly the most noticeable feature of our copy elimination algorithm is that the final loop solution spans multiple iterations of the original loop in order to make value definitions and uses explicit. In some cases, it may not be desirable to unroll the loop for the necessary number of iterations. In this case, the algorithm may be parameterized with the maximal number of iterations to unroll. However, when this threshold value is reached, it is not guaranteed that the backedges for that unrolling depth will match any of the previous iteration headers. When the threshold is reached, a simple strategy may be employed to match backedges to headers so that a minimal number of copy instructions is introduced.
An Example
As an example, copy elimination is performed on the loop code of Figure 2 with the initial register mappings from Table 1 .
The copy elimination algorithm applies the scan and realloc() procedure to the first iteration of the loop. As node M 0 is scanned, the first instruction considered is R4 = R4 − R6. The procedure update args() looks up this instruction in the loop template and determines that argument one is the value (5.0) and argument two is the value (3.1). These values, (5.0) and (3.1), are looked up in the current register mapping (the register mapping found at point I in Figure 7) and are currently found in the registers R4 and R6, respectively. Since these values are already referenced in the appropriate registers, no changes to the instruction's operands are made. Since this is the last use of the value (5.0), contained in register R4, a new register is not needed for the destination register of the instruction. Lastly, an entry is made in the current register mapping of (R4, (1.0) ).
The next instruction is the copy instruction R6 = R1 and is removed from the code. The next instruction, R1 = M em [A] , is examined and is found to contain a live value (i.e., a value that is used beyond this node). Thus, a call to get free register() is necessary to re-allocate a register to the destination of this instruction. In this case, the function call returns the register R2 as the value When node N 0 is scanned, the argument to instruction M em[C] = R4 is checked in the loop template. This instruction uses R4 which contains the value (1.0) at point P . In the current register mapping, R4 contains this value, so no updating takes place. The next instruction is R4 = R6 − R4 and uses the values (2.1) and (1.0), as source values, respectively. In the current mapping, those values are contained in R1 and R4, respectively. As the value (1.0) dies, the destination register of this instruction does not require updating. The next two instructions, R6 = R0 and R0 = R2, are copies and are removed. Finally, the last instruction requires no updating, leaving the code found in node N 0 of Figure 7 .
This process continues and the derived mapping at Q 1 is found to match that at the loop top (point I), so the algorithm converges and the new loop spans two iterations of the original loop, containing no copies.
Experiments and Results
We conducted experiments on a suite of benchmarks which consisted of 11 numerical and scientific codes to study the effects of copy elimination on performance. Latencies given to our parameterized scheduler are one cycle for copy operations, two cycles for add/subtract operations, three cycles for multiply operations and three cycles for memory accessing operations. For functional unit constraints, two add/subtract units, one multiply and a single-ported memory which can handle only one request at a time, were used.
For each benchmark, three schedules were generated: the first schedule contained copy operations, the second schedule utilized our copy elimination algorithm and the third used a heuristic version with the maximum number of iterations, three. From these schedules performance measures were made. These performance improvement measures are with respect to sequential execution of the code and are measured as:
Thus, in our tables, columns labeled with "copies" refers to the speed-up of parallelized code which contains copy operations; "no copies" refers to the speedup of parallelized code with copy elimination; and "heur" refers to the speed-up of parallelized code with the heuristic version of copy elimination. Percentage improvement (% Improvement) is the percentage improvement of the schedules with copies eliminated versus the schedules that contain copies and is measured as: Impr = SU nocopies − SU copies SU copies * 100
Our observed performance results on the benchmark suite are contained in Table 2 for codes with no copy elimination and codes where copies were removed. In all cases, copy elimination increased the performance of the parallelized code with percentage improvements ranging from 11% to 72%. Table 3 contains the observed performance results on the benchmark suite for code with copy elimination and codes with heuristic copy elimination with an unrolling bound of three iterations. Also noted in the table is the number of iterations spanned by the optimal (i.e., no bounds on unrolling) copy elimination codes. In some cases, the heuristic version was able to derive the same solution as the optimal and in other cases derived solutions with results which are close to the optimal. It should be noted that, even though the optimal solutions span more iterations, the number of iterations spanned is not prohibitive.
Conclusion
Aggressive code motion and program optimization techniques, necessary for exploiting the parallelism inherent in application code, can have the side-effect of introducing many copy instructions-register-to-register move instructions, into the parallel code. These copies are necessary overhead for reducing compiler complexity, but their presence in the final code represents a hindrance to high performance as they consume functional resources, but perform no significant computation. In order to improve the attainable performance, copy elimination is necessary. This paper presents a technique which eliminates all copy instructions from parallel code by unrolling and remapping registers to values. As the increase in code size may be a consideration, a heuristic version is presented which bounds the amount of loop unrolling performed. Experimentation with a suite of benchmarks demonstrates that significant performance improvements are possible by eliminating copy instructions.
